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ABSTRACT
Developing and proving the effectiveness of ECG-based TRNGs for use in cryptography
applications related to implantable medical devices (IMDs) offers a novel approach to securing
IMDs. Current ECG-based True Random Number Generators (TRNGs) are software orientated
and computationally heavy with hardware implementations being suggested as one possible
solution to make such TRNGs useful for the medical device industry. Hardware offers the
opportunity to increase power efficiency through algorithmic optimization while maintaining
device security. In this paper, we use Verilog design and FPGA simulation tools to demonstrate
the potential for hardware-accelerated ECG-based TRNGs for use in low power cryptographic
applications. This is achieved by building an ECG-based TRNG with five functional blocks:
noise extraction, storage of unique data, memory control, Lift and Shift, and data output. The Lift
and Shift portion of the algorithm is the foundation of our TRNG and is critical to the operation
and effectiveness of our solution through the use of a hash function, matrix mixer, and barrel
shifters. Our experiments show that hardware implementations of ECG-based TRNGs are
possible and practical with higher bit rate outputs than similar python-based solutions and the
potential for desirable power efficiency. Further verification of our TRNGs randomness is to be
completed with industry-accepted and national governing body-approved statistical test suites.
We believe that an FPGA design allows for computational efficiency for ECG-based TRNGs
when compared to software approaches while maintaining cryptographic security. This will be
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critical to ensuring IMD device security while maintaining the necessary ten-plus-year lifespan
of such devices.
Keywords: True Random Number Generator, Implantable Medical Device, Electrocardiogram
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Chapter 1: Introduction
1.1 Problem Statement
As advancements in implantable medical device (IMD) technology continue, companies
have added wireless communication capabilities to allow physicians to monitor patients without
requiring frequent in-clinic check-ups. As demonstrated in figure 1-1, nefarious actors have
shown the ability to take advantage of this link to interface with a patient’s IMD without their
knowledge leading to consequences ranging from collecting patient data from the IMD’s sensors,
or harming the patient using the IMD’s intervention functions.

Figure 1-1: IMD Areas of Vulnerability
Therefore, secure wireless communication is essential. True random number generators
can enable devices to create keys that external agents cannot predict, allowing for
communication between the host and the client to remain secret. These true random number
generators derive their entropy from natural phenomena, called entropy sources, like thermal
noise and electrocardiogram signal noise. The task of creating the true random number generator
using electrocardiogram signals has already been accomplished in previous research but the
solution is software-based. Our intent is to implement this algorithm in hardware to effectively
create a hardware accelerator for processing ECG signals and creating random bits. This solution
can be more power-efficient than the software solution and increase security for IMD wireless
communication.
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1.2 Project Objectives
The main objectives of our project can be found below:
● Design and prototype a hardware implementation for data authentication in IMDs
on an FPGA.
● Translate existing software code into a hardware design.
● The focus will be random bit generation as many encryption algorithms already
have dedicated hardware to create the keys needed for the security protocols.
● Achieve random bit generation in order to ensure we can provide a truly random
number for securing devices.
● Complete a simulation-based implementation of an ECG-based TRNG in Verilog
to allow us to simulate and validate our hardware-based solution.
● Long-term research goals included continued work on a physical implementation
on an FPGA with an ARM coprocessor in order to create an ECG-based random
number generator to assist in data authentication for IMD applications.
1.3 Application of Standards and Constraints
While completing this project we had to take into account various industry standards
with regard to the medical device industry, and the power, design, and other physical constraints
involved with ECG-based IMDs. One major limitation we faced involved the requirement for
custom protocols in IMDs in order to preserve device security. This is a leading reason as to why
we decided to shift our project from a software-based solution to a hardware-based
implementation. Additionally, we had to consider various other medical device industry
standards regarding workmanship, ethics, and patient safety. Throughout the entirety of our
project, we kept these guidelines in mind when making design choices to ensure that our solution
was in line with industry standards in order to facilitate its use in IMDs.
Additionally, throughout our project lifecycle, we constantly had to keep in mind the
various design constraints that IMDs present. These included things such as ultra low power
operation, physical space limitations within the device, and the need for strong security
protocols. These constraints factored into every design decision we made because without
accommodating each constraint our final product would be largely useless to the medical device
space. This is what lead us to recommend implementing our design on an ASIC chip in order to
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achieve fully optimized power constraints while fitting into the limited space within an IMD. In
order to address the need for increased security, we sought to ensure that the TRNG we
developing was truly random and appropriate to seed the security algorithm for a life saving
device such as a pacemaker.
Chapter 2: Background and Motivation
2.1 Technical and Theoretical Background
The algorithm this project is accelerating is called LISH (LIft and SHift) which is a
product of a senior design project from 2021. The initial implementation of LISH was done in
software using Python to process all the data. This implementation involves processing signals
from five ECG leads into a singular hash set and then salting the data to produce a set of random
bits. Most of the work associated with this project involves reproducing this algorithm in Verilog
with the intention of it one day being implemented on a physical FPGA.
All processes done in the software are replicated in the hardware design with the
exception of how much data is processed per set of random bits. LISH was tested by ingesting
the entire ECG measurement dataset which could range from 20 seconds to a half-hour worth of
readings from multiple patients. Gathering data from multiple patients is impossible as the IMD
would only have access to the ECG signal from the patient it is implanted in. Contiguous sets of
data will have to be extracted from the data sets to properly validate the hardware design.
The signals coming into the device would run through an ADC as the ECG lead captures analog
signals. The preprocessing removes noise added in by external factors with an infinite impulse
response Butterworth bandpass filter with a lower cutoff of 1 Hz and an upper cutoff frequency
of 40 Hz. This can be done with the DSP slices available on the FPGA to simplify supporting
electronics. Signal data will then be added to the central dynamic hash set. Part of the intent of
using a hash function is to ensure that all the data values are unique. The set itself will be stored
in RAM that exists on the FPGA development board.
After the data is added to the hash set, the data will then be processed to produce a set of
random bits. Initially, the data will be salted with a subtraction matrix function on the hash
values of the data. This function is derived from the Hadamard transformation that has typically
been used for image processing and compression and only requires additions and subtractions.
The lift and shift portion of the algorithm will perform a bitwise rotation on the data point and
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XOR the rotated value upon the original data point. The number of bits the data point will be
rotated is based on the sum of all the bits in the number. This is done on every data point in the
set. The result is a set of random bits.
2.2 Currently Available Products and Motivation
As society has become more and more connected over the last few decades, so have the
IMDs that we implant into our bodies. Currently, there are various ECG-based IMDs on the
market, pacemakers being the most widely used, that have unique approaches to securing their
devices from external attacks. With pacemakers now being monitored by healthcare providers
from both afar and up close, the opportunity for nefarious actors to interrupt the operation of
such devices has drastically increased. The greatest area of threat for pacemakers is when the
IMD is communicating with the outside world via mobile phone or device programmer. It has
been shown by numerous ethical hackers that at this moment in time patient data can be stolen or
manipulated, and device operation can be manipulated by hackers to the point that fatal modes of
operation can be initiated.
In response to these threats, numerous medical device companies have begun to develop
heavily guarded trade secret security protocols. During our discussions with the device security
team from a leading medical device company, Boston Scientific, team members stressed that
custom protocols are the future of IMD protection and are one of the few viable options to
protect against hackers. The use of public protocols such as Bluetooth in a life-saving medical
device leaves the IMD vulnerable to bad actors which poses a major threat to patient safety.
Developing both efficient and secure security protocols represents a unique challenge to the
medical device industry. Most current solutions are software-based, and heavily protected trade
secrets which makes developing one for a senior design project quite difficult. This is one source
of motivation as to why we decided to shift the focus of our project towards a hardware solution
as it lowers the barriers of entry for us to begin work, and it also has the potential to discover a
new potential process for securing IMDs.
2.3 Ethical Considerations
Due to the fact that our project deals with the healthcare space, and more specifically the
medical device field, there are many different ethical considerations to take into account. We
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must not only ensure that the motivations for our project are justifiable, but we must also ensure
that the impact of our project is positive for all potential stakeholders. We began the ethical
analysis of our project by first examining the intent of our project. The motivation behind our
project is to design and implement a system to improve the security of implantable medical
devices. The hope is that by achieving this goal we will be able to minimize the security threats
to ECG-based implantable medical devices and mitigate any risks these security threats pose to
patients. We believe that we are approaching this project in good moral and ethical standing by
actively trying to solve a problem that threatens people from all walks of life around the world.
Additionally, not only do we feel that the intent behind our project is ethically acceptable,
but we also feel that the potential impact of our project is within ethical and moral guidelines. If
we are able to successfully complete our project, we have the potential to deliver a hardware
solution to ensure safe and secure medical treatment for the millions of people globally who rely
on ECG-based implantable medical devices for life-saving medical treatment. A
hardware-accelerated implementation of LISH has the potential to directly improve healthcare
solutions and patient standards of living by negating potential security threats. However, we must
also consider how important it is for us to ensure that our implementation is safe and secure, and
in line with industry standards, or else we could potentially be putting people’s lives at risk.
Thus, it is of utmost importance for us to ensure our deliverable is of the highest quality, or else
we risk the impact of our project being ethically hazardous. We fully believe that our final
deliverable is of the highest workmanship and meets the moral and ethical standards we set for
ourselves.
2.4 Project Plan
We broke our project into 3 main phases: literature review, hardware design, and
simulation and testing. The literature review phase involved us spending much of our time
looking for ways to innovate on top of the already created python implementation of LISH.
Initially, we proposed to build a protocol centered around LISH as the random number generator
for the cryptographic hash. The main issue that we ran into was our solutions were either too
complex or not unique. Increased complexity leads to more points of failure that bad actors could
take advantage of and building a similar solution to research that has already been done would
not contribute to the industry. Therefore, upon consulting various industry experts we came to
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the conclusion that our project would be most beneficial to society if we pursued a solution that
involved hardware accelerating LISH as it allows for a solution that can augment existing IMDs
without increasing complexity.
Following the conclusion of our literature review phase, we began the hardware design
phase of our project. This involved designing our proposed implementation of an ECG-Based
TRNG in Verilog on Vivado. We broke this phase of the project into two phases, module creation
and module integration, in order to facilitate the design and debugging of each module in an
organized manner. Following the design and testing of each individual module, we moved to
integrate all of the individual modules together. This portion of the project required us to utilize
parallel processing, pipelining, and memory usage. Parallel processing allows us to read the five
incoming signals simultaneously at a lower clock speed. Processing involved digital signal
processing slices to filter out unnecessary noise, generating a hash id for the incoming data, and
finding a suitable location in memory for the data. A counter was incorporated to cut off the
incoming data once enough data has been collected. After enough data is collected, the data
salting and lift and shift procedure begins. Sets of data will be retrieved from memory, salted,
lifted, and shifted, then sent to the IMD. The aforementioned sequence of design provides a high
level overview of the design phase of our project which we will address in more detail in the
technical section of this paper.
The simulation phase of our project involves developing a series of test benches to
process existing ECG data to verify the operation of our hardware design. After feeding the ECG
data into our design we save the output of the simulation into a CSV file so that we can feed that
through a series of statistical test suites that provide us with data on the strength and viability of
our TRNG. These test suites include the ENT Pseudorandom Number Sequence test, DieHarder
statistical testing suite, and NIST SP 800-90B testing protocol. A summary of the project plan
can be viewed in figure 2-1 below in which each phase of the project is laid out in sequential
order.
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Figure 2-1: Project Timeline
2.5 Risk Analysis and Mitigation
Due to the simulation-based nature of the vast majority of our work, our project faces
minimal work-related risk. All of the data we plan to use is available in databases that negate the
need for us to take any live ECG readings, and therefore the need for human testing. Any
potential hardware we will be dealing with will be low voltage and largely self-contained. The
work-related hazards of our project are minimal, thus any potential risks posed by our work are
minimal. Despite the physical risks posed by our project being minimal, we do need to consider
the fact that our project deals with the medical device industry which is a highly regulated and
scrutinized field. We must ensure that every aspect of our work is up to industry standards, and
of the highest degree of integrity. If we deliver a final product that can not meet the required
security standards we could potentially be putting people’s lives at risk. Therefore it is of the
utmost importance that we know exactly what the capabilities of our final product are, something
that we have already accounted for.
2.6 Design Tools
The vast majority of our project work was completed in the Vivado design and simulation
suite. This software is available to us free of charge and will allow us to carry out both our
hardware design and simulation. We utilized the software to stream our ECG data to the test
bench. We will be using an Ubuntu virtual machine to carry out the testing of our randomly
generated bitstream to verify the authenticity of our TRNG.
15

Chapter 3: Technical Implementation
3.1 Design Overview
The hardware implementation is broken into two halves within which there are a total of
four phases (Fig 3-1). The first half is data ingest. This involves the noise extraction phase and
the unique data storage phase. The second half is the data output phase which involves the LISH
phase and the stream data phase. A memory controller takes part in both halves of the data flow
as it is responsible for both storing the data as it’s being read from the ADC and retrieving the
data for the LISH process. The first half is theoretically active all the time as it would be storing
the ECG signals the IMD would be processing. The second half becomes active when the host
IMD requests random bits. This design is intended to be as simple as possible to reduce
processing overhead and power consumption.

Figure 3-1: Functional Block Diagram
3.2 Data Ingest
Data ingest can be scaled up or down depending on the number of available signal leads
and hardware limitations. The project implemented four ECG leads so four sets of data were
processed in parallel reducing cycle time.
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The noise extraction phase involves digitizing and filtering the analog signal from the
ECG lead as seen in figure 3-2. An off-chip ADC digitizes the incoming signal and exposes the
digital signal to the FPGA. The FPGA then reads the data onboard and filters it using a DSP
slice. The filter is a Butterworth bandpass filter with a band of 1 Hz to 40 Hz. The signal noise
primarily exists in this signal range.

Figure 3-2: ECG Sigal Noise Extraction
Data from the noise extraction phase then proceeds to the unique data storage phase. Data
is moved to an input data register. A copy of the data is sent to the hash function to generate the
unique address for the data. This implementation of the hash function involves a simple
multiplication between the data and a constant. The intent of the hash function is not to obfiscate
the location of the data but rather to ensure that two identical pieces of data are not stored in
memory. Only a portion of the bits are utilized for the address generation. The same function is
repurposed in the LISH phase to partially salt the data. The second identical piece of data would
produce the same address as the first piece of data and simply overwrite the value in memory.
This negates the need for any complex search functions.
3.3 Data Output
The lift and shift phase is designed to minimize cycle count and maximize data
efficiency. The processes can be scaled up or down depending on hardware specifications (Fig
3-3). The currently tested implementation utilizes four processing rows.
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Figure 3-3: LISH Data Flow Diagram
Data retrieved from memory is passed through the same hash function used in the unique
data storage phase but in this case, the unused bits are used for the data salting. Due to the nature
of processing four pieces of data in parallel, the process needs to be primed with an initial set of
data. After the input data registers are loaded, all four pieces of data undergo a matrix addition as
defined in Equation 1. The bits of the resulting sum are added together to produce a value for the
barrel shifter. The barrel shifter then shifts the previous matrix result by the value from the digit
adder. This shifted data undergoes an XOR with the matrix result to produce a final value.
In the data streaming phase, data is serialized to be sent to the host microcontroller for the
IMD. The exact protocol for the inter-chip communication has not been specified as it is
irrelevant to the random bit generation.
3.4 Memory
While adding data to the local memory is straightforward as the addresses are generated
by the unique data storage phase, a function needs to be designed for data retrieval. Due to the
time constraints of the project, the algorithm was not designed. The actions of the memory
controller are directly related to which half of the data process is active. Data is only retrieved
from memory when the host IMD requests random bits.
Chapter 4: Testing
4.1 Testing Overview
The main objective of our testing phase is to verify the strength and security of our
hardware accelerated ECG-based TRNG design. In order to do this, we utilize an Ubuntu virtual
18

machine to run three statistical test suites in an effort to verify our design. These tests are the
ENT Pseudorandom Number Sequence Test, the DieHarder Statistical Testing Suite, and the
NIST SP 800-90B Testing Protocol. The following sections will address each of the
aforementioned tests in a more detailed manner.
4.2 ENT Pseudorandom Number Sequence Test
The ENT Pseudorandom Number Sequence Test suite is comprised of six statistical tests
that help to quantify the entropy of the random bitstream our ECG-based TRNG outputs. While
the ENT test suite is not nearly as thorough as other test suites, it is a great indicator of a “bad”
random number generator. The tests included in this suite are Entropy, Optimum Compression,
Chi-Squared, Arithmetic Mean, Monte Carlo, and Serial Correlation. These tests will help us to
determine whether or not the output of our TRNG is truly random.
4.3 DieHarder Statistical Testing Suite
The DieHarder Statistical Testing Suite is a suite composed of nineteen intensive
statistical tests that offer a more comprehensive test of a TRNG than the ENT Pseudorandom
Number Sequence Test. This test suite offers a series of intense tests that provide clear results on
the effectiveness of a TRNG. Unlike some testing suites that offer p-values and leave the
interpretation of results up to the user, the Die Harder suite provides the user with a passing score
of passing or weak in order to remove any ambiguity from test results. With nineteen tests being
used to evaluate each bit-stream this testing suite provides us with much more assurance that our
bitstream is truly random. A sampling of tests included in this suite include Birthday Spacing,
Overlapping Permutations, Count the 1s, Minimum Distance Testing, and Random Spheres Test.
4.4 NIST SP 800-90B Testing Protocol
The NIST SP 800-90B Testing Protocol is a unique testing suite because it does not
require the construction of a statistical model, instead, two sets of statistical tests are used to
estimate the entropy rate of a TRNG. Ten different statistical tests are applied to an input
bit-stream and the resulting outputs can be utilized to verify the randomness of our TRNG output
bitstream. This statistical test suite is the gold standard for TRNG verification.
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Chapter 5: Future Work
5.1 Future Work Overview
Although we were unable to complete every goal we set for ourselves, we do believe that
we have completed a significant part of the work and would like to see another group pick up
where we have left off. In the following sections, we will outline exactly what work we have yet
to complete and how we would like to see it completed.
5.2 Memory Implementation
In order for our TRNG implementation to be fully complete, a function needs to be
designed for data retrieval. Due to the time constraints of the project, the algorithm was not
designed. Any potential memory controller implementation will be directly related to which half
of the data process is active. Data will only be retrieved from memory when their is a valid
request for random bits from the host IMD. The algorithm must be relatively quick but also
resource efficient to minimize energy consumption.
5.3 ECG Data Ingest
Our TRNG implementation requires ECG data as the input to the randomization
algorithm. In order for this to occur, it is necessary to implement an ingest process for the
algorithm. Due to time constraints, we were unable to complete this, but we believe with relative
ease a future team could write a Verilog script in Vivado to handle CSV file ECG data inputs.
This is critical to achieving a fully functional ECG-based hardware accelerated TRNG.
5.4 FPGA Hardware Implementation and Testing
We would like to see our TRNG implementation moved from a simulation based
implementation to a hardware implementation on a Xilinx FPGA. We believe this will further
verify the viability of our design, in addition to allowing for more accurate testing. We believe
that with the transition to a physical implementation we will be able to achieve more accurate
power analysis results and prove the effectiveness of our design.
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Chapter 6: Conclusions
6.1 Summary
We set out with the goal of developing a proof of concept for a hardware accelerated
ECG-based True Random Number Generator. We achieved this by altering the previously
designed python based LISH algorithm, into a hardware based algorithm utilizing Verilog code
and the Vivado test suite. This saw us implement LISH in 5 main functional blocks including
noise extraction, storing unique data, memory control, Lift and Shift, and finally a streaming
phase where the random bit stream is fed to the host MCU. This allowed us to prove the potential
for ECG-based TRNGs in cryptographic applications for implantable medical devices. We
believe that our TRNG implementation is both truly random and power efficient making it ideal
for IMD applications. We would like to see continued work on our project in order to include
design features such as ECG data ingest, memory interfacing, and power and randomness testing.
Additionally, we believe that transitioning this project from a purely simulation based design to
an implementation on a physical FPGA will help to verify the overall design and power
efficiency features.
6.2 Learning Outcomes
This project challenged us every step of the way, but ultimately was a great lesson in
perseverance, the technical side of IMDs, TRNGs, and FPGAs, while helping us to understand
the finer points of project management. In order to complete our project, we had to explore
industry requirements regarding implantable medical device security and power standards, while
also learning about how true random number generators work. Additionally, we had to vastly
expand our knowledge of Verilog and the Vivado test suite in order to implement our design.
Finally, this project helped us to learn how to manage long term project deadlines, ensure the
team stayed on track, and how to deal with design revisions throughout the project lifespan.

21

References
[1] Andreas Haeberlin, Adrian Zurbuchen, Jakob Schaerer, Joerg Wagner, Sébastien Walpen,
Christoph Huber, Heinrich Haeberlin, Juerg Fuhrer, Rolf Vogel, “Successful pacing using a
batteryless sunlight-powered pacemaker”, EP Europace, Volume 16, Issue 10, October 2014,
Pages 1534–1539, https://doi.org/10.1093/europace/euu127
[2] A. Juels, F. Koushanfar, R. Masoud, “Heart-to-Heart (H2H): Authentication for Implantable
Medical Devices,” ACM SIGSAC conference on computer & communications safety, November
2013, Pages 1099–1112, https://doi.org/10.1145/2508859.2516658
[3] Fecker, Margaret, “Hash Functions,” Harvey Mudd College, 2000,
https://www.cs.hmc.edu/~geoff/classes/hmc.cs070.200101/homework10/hashfuncs.html
[4] Neustadter, Dana, “True Random Number Generators for Heightened Security in Any SoC,”
Synopsys,
https://www.synopsys.com/designware-ip/technical-bulletin/true-random-number-generator-secu
rity-2019q3.html
[5] Torii, N., Kokubo, H., Yamamoto, D. et al, “ASIC implementation of random number
generators using SR latches and its evaluation,” EURASIP J. on Info. Security 2016, 10 (2016),
https://doi.org/10.1186/s13635-016-0036-1
[6] T. Lyp, N. Karimian and F. Tehranipoor, "LISH: A New Random Number Generator using
ECG Noises," 2021 IEEE International Conference on Consumer Electronics (ICCE), 2021, pp.
1-6, doi: 10.1109/ICCE50685.2021.9427726.

22

Appendix
A. Senior Design Conference Slides
Our senior design conference slides are publicly available at:
https://docs.google.com/presentation/d/1q3QBqpJUz3oEPtUunCSTXMuNx6iB5byKHqpFKQ_
GQX8/edit?usp=sharing.
B. Lift and Shift State Machine Verilog Code
module LISH_director(
input clk,
input init,
input go,
input hash_done,
input rst,
output reg clr,
output load_input_0,
output load_input_1,
output load_input_2,
output load_input_3,
output reg load_ingest,
output reg load_output,
output reg hash_en,
output reg init_mux,
output reg proc_done
);
reg [2:0] currState, nextState;
reg [2:0] initCounter;
reg [3:0] load_input;
reg [3:0] load_input_saved;
reg once;
assign load_input_0 = load_input[0];
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assign load_input_1 = load_input[1];
assign load_input_2 = load_input[2];
assign load_input_3 = load_input[3];
initial currState = 0;
always @(posedge clk)begin
if (~rst) begin
currState

<= nextState;

// if (currState == 2) //should only happen once per state
transition, state 2 only last for one clock
// begin
//

initCounter <= initCounter - 2'd1;

//

load_input_saved <= {load_input_saved[2:0],1'b0};

// end
end
end
always @(*) begin
if (rst)begin
clr = 1;
load_ingest = 0;
load_output = 0;
hash_en = 0;
nextState = 0;
initCounter = 4;
load_input = 0;
load_input_saved = 4'b0001;
init_mux = 0;
proc_done = 0;
end
else
begin
clr = 0;
case (currState )
0:
begin
load_input = 0;
load_ingest = 1;
load_output = 0;
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hash_en = 0;
if (init)
begin
nextState = 1;
end
end
1: //assign load enable to appropriate reg to load
from hash gen
begin
load_ingest = 0;
init_mux = 1;
load_input = load_input_saved;
hash_en = 1;
once = 1;
if (hash_done)
begin
nextState = 2;
end
//

if (load_input_saved[3]

== 1)
//

nextState = 4;

end
2: // will trigger twice since hash_done will go low
begin
if(once)begin
once = 0;
initCounter = initCounter - 2'd1;
load_input_saved =
{load_input_saved[2:0],1'b0};
end
load_ingest = 1;
load_input = 0;
hash_en = 0;
nextState = 1;
if (~init)
nextState = 0;
if(initCounter == 0)
nextState = 4;
// if(load_input_saved[3] == 1)
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//

nextState = 4;

end
3:
begin
load_input = 0;
load_ingest = 0;
hash_en = 0;
if (init)
nextState = 1;
end
4: //hash is done, load outputs
begin
load_input = 0;
load_ingest = 0;
hash_en = 0;
init_mux = 0;
load_output = 1;
//

proc_done = 1;
nextState = 5;
end
5: // send done signal, standby for go
begin
load_output = 0;
proc_done = 1;
if (go)
begin
nextState = 6;
//

load_output = 0;

end
end
6: //start new data load, shift data
begin
load_output = 0;
load_ingest = 1;
load_input = 4'b1110; // load all except reg 0
hash_en = 1;
proc_done = 0;
nextState = 7;
end
7: // wait for new data to finish loading
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begin
load_input = hash_done; // load enable for first
reg only.
if (hash_done)
nextState = 4;
end
endcase
end
end
endmodule
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C. Hash Function Verilog Code
module hash_func(
input [15:0] x,
output [7:0] y_0,
output [15:0] y_1,
input clk,
input rst,
input enable,
output reg done
);
parameter Latency = 2;
//reg [15:0] A,B;
//wire [15:0] P;
reg ce;
reg [1:0] currState, nextState;
reg [1:0] counter;
reg counter_rst;
initial currState = 0;
// MULT_MACRO: Multiply Function implemented in a DSP48E
//

Artix-7

// Xilinx HDL Language Template, version 2021.2
MULT_MACRO #(
.DEVICE("7SERIES"), // Target Device: "7SERIES"
.LATENCY(Latency), // Desired clock cycle latency, 0-4
.WIDTH_A(16), // Multiplier A-input bus width, 1-25
.WIDTH_B(16) // Multiplier B-input bus width, 1-18
//

.WIDTH_P(22)
) MULT_MACRO_inst (
.P({y_1,y_0}), // Multiplier output bus, width determined by

WIDTH_P parameter
.A(x), // Multiplier input A bus, width determined by WIDTH_A
parameter
.B('d40503), // Multiplier input B bus, width determined by
WIDTH_B parameter
.CE(ce), // 1-bit active high input clock enable
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.CLK(clk), // 1-bit positive edge clock input
.RST(rst) // 1-bit input active high reset
);
always @(posedge clk, posedge rst) begin
if(rst)
currState = 0;
else
currState = nextState;
end

//count down timer for multiplier: 2 clk cycles
always @(posedge clk) begin
if (counter_rst)
begin
counter = (Latency-1);
end
else
if (counter !== 2'b0)
counter = counter - 1;
end
always @(*)
begin
if (counter_rst)
counter_rst = 0;
case (currState)
0: // initial state
begin
ce = 0;
done = 0;
if (enable)
begin
nextState = 1;
ce = 1;
counter_rst = 1;
end
else
nextState = 0;
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end
1: //multipy
begin
if (counter == 0)
begin
ce = 0;
done = 1;
nextState = 2;
end
end
2: // finish/reset
begin
if (!enable)
begin
done = 0;
nextState = 0;
end
end
endcase
end
endmodule
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D. Data Ingest State Machine Verilog Code
module ingest_sm(
input clk,
input rst,
input read,
input hashDone0,
input hashDone1,
input hashDone2,
input hashDone3,
output reg dataRead,
output reg addrRead,
output reg addrRdy,
output reg validData,
output reg clr
);
parameter IDLE = 0,
ADC_READ = 1,
GEN_HASH = 2,
ADD_MEM = 3;
wire hashDone;
reg [1:0] currState, nextState;
initial currState = IDLE;
assign hashDone = hashDone0 & hashDone1 & hashDone2 & hashDone3;
always @(posedge clk)begin
currState

= nextState;

end
always @(*) begin
if (rst) begin
clr = 1;
dataRead = 0;
addrRead = 0;
validData = 0;
nextState = 0;
addrRdy = 0;
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end
else begin
case (currState)
IDLE:
begin
clr = 0;
dataRead

= 0;

addrRead = 0;
validData = 0;
//

addrRdy = 0; // keep last state
if (read)
nextState = ADC_READ;
else
nextState = IDLE;
end
ADC_READ:
begin
addrRdy = 0; // put down flag when new data is read in
dataRead

= 1;

nextState = GEN_HASH;
end
GEN_HASH:
begin
dataRead = 0;
addrRead

= 1;

validData = 1;
if(hashDone)
nextState = ADD_MEM;
end
ADD_MEM:
begin
validData = 0;
addrRead

= 0;

addrRdy = 1;
if(!hashDone)
begin
if(read)
nextState = ADC_READ;
else
nextState = IDLE;
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end
end
endcase
end
end
endmodule
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